A digital-to-analogue converter (DAC) consisting of single-flux-quantum (SFQ) circuitry is known to generate accurate analogue voltages defined by the Josephson relationship. We have been developing SFQ-DACs of the pulse-frequency modulation (PFM) type. Toward voltage standard applications of SFQ-DACs, we have set the target values for the voltage amplitude and resolution at 20 mV pp and 10 bits, respectively. So far, we have reported a 5-bit, 10-μV pp quasi-sine voltage waveform generator comprising a PFM-type SFQ-DAC integrated with an on-chip digital code generator. Its small peak-to-peak voltage amplitude was due to the lack of an on-chip voltage multiplier (VM). In this paper, we present a 6-bit, 0.25-mV pp quasisine voltage waveform generator integrated with a 10-fold VM. The resolution is improved by introducing efficient logic sequences into the SFQ-DAC.
Introduction
Single-flux-quantum (SFQ) circuits are known to realize a function of generating accurate analogue voltages that are defined by the Josephson relationship. This feature is expected to realize a new generation of AC voltage standards [1] [2] [3] . We have been developing digital-to-analogue converters (DACs) consisting of SFQ circuitry, and demonstrated several DACs of the pulse-frequency modulation (PFM) type [4] .
Figure 1 (a) shows a block diagram of a quasi-sine waveform generator composed of a PFM-type DAC and a code generator (CG) that generates digital codes for synthesizing a quasi-sine voltage waveform. The DAC comprises a variable-pulse number multiplier (variable-PNM) and a voltage multiplier (VM). The 6-bit variable-PNM, which we have designed in this work, multiplies the repetition frequency of the reference SFQ pulse train by a multiplication factor ℓ(t), where t is the clock number. ℓ(t) is controlled between 1 (= 2 0 ) and 64 (= 2 6 ) by the digital code from the CG. The analogue output voltage V OUT is then expressed as
where Φ 0 , f PNMIN , and N are an SFQ, the frequency of the reference SFQ pulse train, and the multiplication factor in the VM. ℓ(t) and N are integers. As a result, if f PNMIN is accurate, V OUT is also accurate. Toward voltage standard applications, integration of a 10-bit variable-PNM and a 1000-fold VM is the first objective [5] .
So far, we have demonstrated a quasi-sine voltage waveform generator composed of a 5-bit variable-PNM and an on-chip CG [6] . However, no VM was implemented. Besides, the multiplication factor of the 5-bit variable-PNM was limited to between 2 5 +1 and 2 6 . For solving these problems, we have designed and demonstrated a quasitriangle waveform generator composed of an improved 6-bit variable-PNM and a 10-fold VM [7] . A double-fluxquantum amplifier (DFQA) was employed for the VM device [8, 9] .
In this work, we have designed and tested a 6-bit, 0.25 mV pp quasi-sine voltage waveform generator. The circuit has a PFM-type DAC composed of the 6-bit improved variable-PNM and a 10-fold VM based on the past design of the quasi-triangle-waveform generator. A newly-designed on-chip 6-bit CG for synthesizing quasi-sine waveform has been integrated.
Design of Test Circuit
Figure 1(b) shows an optical micrograph of a 6-bit, 0.25 mV pp quasi-sine voltage waveform generator designed using the CONNECT cell library [10] . An improved 6-bit variable-PNM, a 10-fold DFQA, and a 6-bit CG are integrated on the same chip. The total number of Nb Josephson junctions (JJs) is 2343. It becomes larger than those in the previous circuits: 1574 JJs and 1292 JJs in the 5-bit quasi-sine and the 6-bit quasi-triangle waveform generator, respectively. The main reason for the increase of JJs is the complexity of the CG for the 6-bit quasi-sine waveform.
The oscillation frequency in the variable-PNM has been increased from 10.0 to 12.3 GHz (23%) by adjusting lengths of the Josephson transmission lines around the ring oscillator in the variable-PNM [7] . The CG generates 6-bit digital codes (from bit1 to bit6) that update the multiplication factor ℓ(t) of the variable-PNM as described in Table 1 . The relationship between the multiplication factor ℓ(t) and the digital code is expressed as Table 1 realizes a 6-bit quasi-sine waveform. The frequency of the synthesized quasi-sine waveform becomes f CGIN /2 6 .
Results and Discussion
In measurement, f PNMIN was set at 192.1875 MHz (12.3 GHz/2 6 ), which was the nominal frequency for f PNMIN . Precise voltage evaluation has been done using a digital multimetre with the resolution of 0.1 μV, of which the results are shown in Fig. 2 with the designed values labelled as Eq. (1). A half period of the 6-bit quasi-sine voltage waveform is confirmed with errors less than ±1 μV. The amplitude is 0.25 mV pp as calculated using Eq. (1).
The errors should be less than a few parts of 10 -7 V for voltage standard applications [11] . Unfortunately, in this measurement, the voltage values are not as accurate as our previous results [7] . The higher oscillation frequency could increase operation errors and deteriorate the accuracy, although further investigation is necessary for determining the origin of errors.
The maximum frequency of f CGIN (nominally 192.1875 MHz) was checked using an oscilloscope via a preamplifier. Two of them are shown in Fig. 3 . The waveforms in Figs. 3(a) and 3(b) are obtained using the CG IN signals of 6.4 kHz and 6.4 MHz, respectively. The frequencies of the generated waveforms are 100 Hz (= 6.4 kHz/2 6 ) and 100 kHz (= 6.4 MHz/2 6 ). The bandwidth of the set-up is limited to 1 MHz (the -3dB cut-off frequency of the pre-amplifier), and thus, the high-frequency components are eliminated from the waveform in Fig. 3(b) . Because of the same reason, the amplitude of the voltage waveform becomes less than 0.25 mV pp for f CGIN beyond 6.4 MHz. (Periodic sine-like voltage waveforms were confirmed for f CGIN up to 48 MHz, although their amplitudes did not reach 0.25 mV pp .) That is, the maximum frequency of f CGIN is confirmed to be over 6.4 MHz, but it cannot be determined in the present set-up. In place of the pre-amplifier, a VM of 100-fold (or more) multiplication would enable us to measure voltage waveforms for a CG IN signal of higher frequencies. Table 1 . Sequence of the multiplication factor of the variable-PNM updated by the CG for synthesizing a 6-bit quasi-sine voltage waveform (half period). 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 Multiplication factor ℓ(t )   1  1  2  3  4  5  7  9  11  14  16  19  22  25  28  31   Clock number  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32 Multiplication factor ℓ(t) 34 37  40  43  46  49  51  54  56  58  60  61  62  63  64 Measured V OUT Measured Eq Eq EEq Eq Eq EEq Eq E EEq EEq E(1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) )
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Conclusion
We designed a 6-bit, 0.25 mV pp quasi-sine voltage waveform generator comprising an improved 6-bit variable-PNM and a 10-fold DFQA. They were integrated with a CG on the same chip by using a niobium junction technology. The circuit generated a 6-bit quasi-sine voltage waveform with errors less than ±1 μV. Although its high frequency operation was not fully evaluated, we may conclude that the fundamental circuit operation is successfully confirmed. Fig.3 Quasi-sine voltage waveform synthesized with CGIN frequencies of (a) 6.4 kHz and (b) 6.4 MHz. The frequencies of the synthesized waveforms are 100 Hz and 100 kHz, respectively. The voltage is measured using a differential pre-amplifier with a low pass filter of which the cut-off frequency (-3 dB) is 1 MHz. The amplitude of the measured voltage waveforms is 0.26 mVpp, which is slightly larger than the theoretical value (0.25 mVpp) calculated using Eq. (1). We attribute this difference mainly to the gain error in the preamplifier. (b)
